2024_ca

Built a memory hierarchy simulator featuring L1 and L2 write-back caches and a main memory backend. Implemented queue-based cache access logic (Input, Output, Fill, Write-Back) and modeled realistic memory behaviors including dirty evictions and fill handling. Integrated Miss Status Holding Registers (MSHRs) to track in-flight requests and ensure correct non-blocking memory accesses.

[Report]